Clean formal semantics for VHDL

نویسندگان

  • Peter T. Breuer
  • Luis Sánchez Fernández
  • Carlos Delgado Kloos
چکیده

A simple formal semantics for the standard hardware description language vhdl is set out in functional style. The presentation comprises an executable speci-cation for a synchronously clocked vhdl simulator.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Structural Operational Semantics for a Portable Subset of Behavioral VHDL-93

Goossens defined structural operational semantics for a subset of VHDL-87 and proved that the parallelism present in VHDL is benign. We extend this work to include VHDL-93 features such as shared variables and postponed processes that change the underlying semantic model. In the presence of shared variables, nondeterministic execution of VHDL-93 processes destroys the unique meaning property. W...

متن کامل

Characterizing a portable subset of behavioral VHDL-93

Goossens defined a structural operational semantics for a subset of VHDL-87 and proved that the parallelism present in VHDL is benign. We extend this work to include VHDL-93 features such as shared variables and postponed processes that change the underlying semantic model. In the presence of shared variables, non-deterministic execution of VHDL-93 processes destroys the unique meaning property...

متن کامل

Control / Data-Flow Analysis for VHDL Semantic Extraction

Model abstraction reduces the number of states necessary to perform formal verification while maintaining the functionality of the original model with respect to the specifications to be verified. However, in order to perform model abstraction, we must extract the semantics of the model itself. In this paper, we describe a method for extracting VHDL semantics for model abstraction to improve th...

متن کامل

About the Benefits of Intermediate VHDL Semantics for Correct Transformational Synthesis*

A design step transforms a specification into an implementation and may take place on several levels of abstraction. If we want to formally capture the design step in order to reason about its correctness we need on the one hand formal VHDL semantics capturing the static and dynamic aspects of the VHDL simulation model. On the other hand, we need special purpose semantics supporting the use of ...

متن کامل

A Functional Semantics for Delta Delay Vhdl Based on Focus

This tutorial paper gives a functional semantics for delta delay VHDL i e VHDL restricted to zero delay signal assignments In combination with the sequential state ments zero delay signal assignment is su cient to generate the full algorithmic ex pressibility of VHDL The restriction is useful for a formal semantics of VHDL aimed at higher levels of abstraction where real absolute and precise ti...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994